Holiday
DELTA台達215 T5T6R5R6
This course introduces the basic theory of digital logic design and the implementation of logic circuit. In the beginning, binary number systems, simple boolean algebra, and switching functions are presented. The optimization method for combinational logic, which is the most important portion of the digital logic design, will be presented in detail in this section. Then, basic storage registers such as D-flip- flop, J-K-flip flop etc will be introduced in the section of the synchronous sequential logic, which will form a foundation for useful control technique - finite-state machine. After that combination logic and sequential circuits are combined to support number control in the digital system. The design for the registers and counters are taught in different types. Memory is the very traditional digital element in the IC circuit, and the basic operations of read, write, and error protection will be demonstrated. In the same section, the programmable devices such a
Course keywords: Logic Design, Logic Optimization, Combinational Logics, Sequential Logics 一、課程說明(Course Description) This course introduces the basic theory of digital logic design and the implementation of logic circuit. In the beginning, binary number systems, simple boolean algebra, and switching functions are presented. The optimization method for combinational logic, which is the most important portion of the digital logic design, will be presented in detail in this section. Then, basic storage registers such as D-flip- flop, J-K-flip flop etc will be introduced in the section of the synchronous sequential logic, which will form a foundation for useful control technique - finite-state machine. After that combination logic and sequential circuits are combined to support number control in the digital system. The design for the registers and counters are taught in different types. Memory is the very traditional digital element in the IC circuit, and the basic operations of read, write, and error protection will be demonstrated. In the same section, the programmable devices such as PAL, PLA, PLD, CPLD, and FPGA will be introduced. Finally, the basic description of digital logic, Register Transfer Level, will be introduced, which will form the basic concept to develop the digital system through the hardware description language. 二、指定用書 (Text Books) M. Morris R. Mano and Michael D. Ciletti, Digital Design: With an Introduction to the Verilog HDL, VHDL, and SystemVerilog (6th Edition), Pearson International Edition. 三、教學方式 (Teaching Method) Lecture 四、教學進度 (Syllabus) (1)Digital systems and information (2)Combinational logic circuits (3)Combinational logic design (4)Arithmetic functions (5)Sequential circuits (6)Registers and register transfers (7)Memory basics 五、成績考核 (Evaluation) Homeworks and quiz 25%, Midterm Exams x2 50%, Final Exam 25% 六、可連結之網頁位址 http://lms.nthu.edu.tw/
MON | TUE | WED | THU | FRI | |
08:00108:50 | |||||
09:00209:50 | |||||
10:10311:00 | |||||
11:10412:00 | |||||
12:10n13:00 | |||||
13:20514:10 | |||||
14:20615:10 | |||||
15:30716:20 | |||||
16:30817:20 | |||||
17:30918:20 | |||||
18:30a19:20 | |||||
19:30b20:20 | |||||
20:30c21:20 |
平均百分制 71.55
標準差 17.53
平均百分制 71.32
標準差 18.4
平均百分制 72.1
標準差 15.01
平均百分制 74.11
標準差 16.55
平均百分制 78.78
標準差 15.77
平均GPA 2.99
標準差 1.2
平均百分制 67.91
標準差 16.41
平均百分制 72.3
標準差 18.09
本課程每週上課150分鐘,其餘時間教授彈性運用。電資院大一未選上者請第一節課到課加簽。
限資工系大學部1年級,電機系大學部1年級,電資院學士班大學部1年級
-